|
|
@ -15,7 +15,7 @@ |
|
|
|
#if SCP_SUPPORT |
|
|
|
/***********************SCP PARAM INFO*********************************/ |
|
|
|
#define SCP_DEFAULT_VSET_BOUNDARY 10000 /* in unit of mV */ |
|
|
|
#define SCP_DEFAULT_ISET_BOUNDARY 2000 /* in unit of mA */ |
|
|
|
#define SCP_DEFAULT_ISET_BOUNDARY 2250 /* in unit of mA */ |
|
|
|
#define SCP_VOLTAGE_MAX 12000 /* in unit of mV */ |
|
|
|
#define SCP_VOLTAGE_MIN 5500 /* in unit of mV */ |
|
|
|
#define SCP_CURRENT_MAX 2700 /* in unit of mA */ |
|
|
@ -64,8 +64,8 @@ const uint8_t port0_scp_register_value[256] = |
|
|
|
DECL_REG(0x1e, 0), |
|
|
|
DECL_REG(0x1f, 0), |
|
|
|
DECL_REG(FCP_CAPABILITIES, FCP_CAPABILITIES_DISCRETE_VOLTAGE_MASK), |
|
|
|
DECL_REG(FCP_DISCRETE_CAPABILITIES0, FCP_DISCRETE_CAPABILITIES0_5V_9V), |
|
|
|
DECL_REG(FCP_MAX_PWR, FCP_MAX_PWR_VAL(18)), |
|
|
|
DECL_REG(FCP_DISCRETE_CAPABILITIES0, FCP_DISCRETE_CAPABILITIES0_5V_9V_12V), |
|
|
|
DECL_REG(FCP_MAX_PWR, FCP_MAX_PWR_VAL(22)), |
|
|
|
DECL_REG(0x23, 0), |
|
|
|
DECL_REG(0x24, 0), |
|
|
|
DECL_REG(0x25, 0), |
|
|
@ -78,10 +78,10 @@ const uint8_t port0_scp_register_value[256] = |
|
|
|
DECL_REG(FCP_VOUT_CONFIG, FCP_VOUT_CONFIG_VAL(5200)), |
|
|
|
DECL_REG(FCP_IOUT_CONFIG, FCP_IOUT_CONFIG_VAL(2000)), |
|
|
|
DECL_REG(0x2e, 0), |
|
|
|
DECL_REG(FCP_DISCRETE_CAPABILITIES, FCP_DISCRETE_CAPABILITIES_VAL(2)), |
|
|
|
DECL_REG(FCP_DISCRETE_CAPABILITIES, FCP_DISCRETE_CAPABILITIES_VAL(3)), |
|
|
|
DECL_REG(FCP_OUTPUT_V(0), FCP_OUTPUT_V_VAL(5200)), |
|
|
|
DECL_REG(FCP_OUTPUT_V(1), FCP_OUTPUT_V_VAL(9000)), |
|
|
|
DECL_REG(FCP_OUTPUT_V(2), 0), |
|
|
|
DECL_REG(FCP_OUTPUT_V(2), FCP_OUTPUT_V_VAL(12000)), |
|
|
|
DECL_REG(FCP_OUTPUT_V(3), 0), |
|
|
|
DECL_REG(FCP_OUTPUT_V(4), 0), |
|
|
|
DECL_REG(FCP_OUTPUT_V(5), 0), |
|
|
@ -113,7 +113,7 @@ const uint8_t port0_scp_register_value[256] = |
|
|
|
DECL_REG(FCP_OUTPUT_UVP(15), 0), |
|
|
|
DECL_REG(FCP_OUTPUT_I(0), FCP_OUTPUT_I_VAL(2000)), |
|
|
|
DECL_REG(FCP_OUTPUT_I(1), FCP_OUTPUT_I_VAL(2000)), |
|
|
|
DECL_REG(FCP_OUTPUT_I(2), 0), |
|
|
|
DECL_REG(FCP_OUTPUT_I(2), FCP_OUTPUT_I_VAL(1875)), |
|
|
|
DECL_REG(FCP_OUTPUT_I(3), 0), |
|
|
|
DECL_REG(FCP_OUTPUT_I(4), 0), |
|
|
|
DECL_REG(FCP_OUTPUT_I(5), 0), |
|
|
@ -178,9 +178,9 @@ const uint8_t port0_scp_register_value[256] = |
|
|
|
DECL_REG(SCP_MAX_PWR, SCP_MAX_PWR_VAL(1, 20)), |
|
|
|
DECL_REG(SCP_CNT_PWR, SCP_MAX_PWR_VAL(1, 20)), |
|
|
|
DECL_REG(SCP_MIN_VOUT, SCP_VI_RANGE_VAL(2, 55)), |
|
|
|
DECL_REG(SCP_MAX_VOUT, SCP_VI_RANGE_VAL(3, 12)), |
|
|
|
DECL_REG(SCP_MAX_VOUT, SCP_VI_RANGE_VAL(3, 10)), |
|
|
|
DECL_REG(SCP_MIN_IOUT, SCP_VI_RANGE_VAL(1, 30)), |
|
|
|
DECL_REG(SCP_MAX_IOUT, SCP_VI_RANGE_VAL(2, 20)), |
|
|
|
DECL_REG(SCP_MAX_IOUT, SCP_VI_RANGE_VAL(2, 22)), |
|
|
|
DECL_REG(SCP_VSTEP, 0x14), |
|
|
|
DECL_REG(SCP_ISTEP, 0x32), |
|
|
|
DECL_REG(SCP_MAX_VERR, SCP_MAX_ERR_VAL(1, 30)), |
|
|
@ -327,8 +327,8 @@ const scp_power_curve_s PORT0_SCP_POWER_CURVE_BUF[] = |
|
|
|
{ |
|
|
|
{VOLTAGE_9V, CURRENT_2P7A}, |
|
|
|
{VOLTAGE_10V, CURRENT_2P4A}, |
|
|
|
{VOLTAGE_10P5V, CURRENT_2P2A}, |
|
|
|
{VOLTAGE_12V, CURRENT_1P7A}, |
|
|
|
// {VOLTAGE_10P5V, CURRENT_2P2A},
|
|
|
|
// {VOLTAGE_12V, CURRENT_1P7A},
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|